The design innovations in the IBM 3803 Tape Control Unit and the IBM 3420 Magnetic Tape Unit are discussed. The new design concepts include a full readback parity check, a system of microprogram control that obtains high operating rates through overlap of channel control and motion control functions, a new phase-error detection system, a modified dual-density recording feature and a new interface between the control unit and tape drive. The combination of novel error detection methods, control features and programming support (including an expanded scheme of on-line diagnostics) contributes to greatly improved total system performance over previous models of tape subsystems.
program it was decided to reduce the physical space required for the new subsystem to give the user the option of placing two IBM 3803's in the space previously occupied by one IBM 2803. The goal was to package the new TCU in a frame the same size as that of the IBM 3420 Magnetic Tape Unit. Another performance goal was to improve control unit design by the use of two separate microprogram units, which will be discussed in the following section.
Microprogram functions
The 3803 design incorporates a microprogram which uses a read-only storage (ROS), a monolithic memory containing 1024 bits on a 16-pin module measuring 1/2-in. square. Monolithic memory chips are "personalized," i.e., chips are adapted for the specific purpose. In order to determine personalization patterns economically it was necessary to develop a READ~WRITE control store for early prototype machines. A monolithic READ~WRITE module was chosen which matched the speeds of the ROS used (50-nsec access and 100-nsec cycle time). The READ/ WRITE memory was packaged in a separate instrument frame with its own power supply and a separate card reader for inputting the changing bit patterns used to control the 3803 TCU.
The RQS in the 3803 is mounted on logic cards plugged directly into the logic boards of the machine. The READ/ WRITE control memory plugs into the same card sockets by means of signal cable connected to unpopulated ROS cards. This flexibility allows complete freedom to run the machine on ROS or to replace the ROS with the READ/ WRITE memory if some microprogram changes must be verified prior to chip personalization. The present test results have shown this to be completely successful, and 392 the machine operation is identical using either memory.
The 3803 has two identical microprogram units that operate separately. This innovation in control unit design was done for three reasons.
First, it allowed the control unit design to more closely parallel the traditional hard logic control unit design, where the control unit was divided into three basic sections of operation: the interface control section, the motion section and the readlwrite section. In the 3803 design the read/write section is retained in hard logic (although some control functions are contributed by the microprogrammed sections), and the interface control section and motion section are replaced by independent microprogrammed units.
By maintaining the independence of these two machine sections, the control program of each section is considerably simplified. A single control program would have to perform the functions of both sections simultaneously. General functions are shown in Fig. 2 . Second, although it was known that the highest efficiency in the use of read-only store occurred with a relatively short microprogrammed control word, there were not sufficient decode functions in such a short micre programmed word to perform all the functions required by a machine of this size. For instance, only a relatively small number of condition branches can be decoded from a 16-bit microprogram word. With two microprogram units the number of branch conditions is doubled.
The third reason for using two microprogram units is the ability to obtain high operating rates through overlap. A good example of such overlap is the initial selection sequence, where one microprogram unit decodes the command and responds to the channel while the second microprogram unit requests information on the tape drive status and assembles a composite picture of tape drive status and internal status remaining from previous opera- There is a masterlslave relationship between the two microprogram units, in which the microprogram unit providing channel control functions is the master and the microprogram unit providing motion control functions is the slave. The master/slave relationship is enforced by a TRAP function. During TRAP, the operation of the microprogram unit is temporarily suspended and the instruction counters are reset to address zero. Proceeding from address zero a series of instructions is performed to branch the microprogram unit into the proper routine for the instruction in process.
During periods when the machine is not actively performing a command an important series of instructions is performed. First, the two microprogrammable units perform a closely interlocked scan sequence in which all attached tape units and all internal registers are scanned for error conditions and outstanding interrupts that must be presented to the channel. The synchronization between the two microprograms is provided by crossover registers and status registers that allow each microprogram unit to monitor the progress of the other. If any interrupt is found the microprogram units go into a WAIT loop until serviced by the channel. If there is no outstanding status each microprogrammable unit checks its own operation and then checks. the operation of the other. The checkout routines test the functions of the arith-
Tape units metic unit and all possible branch conditions and registers. If the checkout routines discover a malfunction, the control unit attempts to inform the channel of this fact (providing that sufficient operational capability still exists). The microprogram units continue to perform the interrupt scan and checkout routines until an interrupt or an error occurs, or until a subsequent operation is initiated. During the "power-on" sequence a considerably more extensive checkout routine is performed that includes test of all possible interface functions and interface branch conditions.
Master clock
In order to perform all functions required of a microprogram cycle within 150 nsec it was necessary to construct a master clock capable of dividing that period into much smaller increments. In order to clock reliably at this rate it was necessary to construct the master clock from a circuit family that was somewhat faster than that used for the remainder of the machine. The master clock in the 3803 is operated by an oscillator at a rate in excess of 20 MHz and produces time divisions of <25 nsec.
The first 3803 engineering models used master clocks composed of delay lines, which were driven and constantly corrected by oscillators to assure the accuracy of microprogram timing loops. However, it was found impossible to control the overlap between successive timing pulses that lead to many difficulties within the microprogramming unit logic. In addition, although the full microprogram cycle time was adequately controlled, individual timing pulses varied excessively in duration and placement. Difficulties with the delay-line clock led to the adoption of a purely logic clock in later engineerPhysical package ing models. The logic clock is of the traveling-wave/ It would not seem possible to fit the 3803 into a frame phase-hold type, where a pulse is passed from phasethe size of a tape drive. In addition to the logic gate and hold latch to phase-hold latch under control of the master power supplies for the control unit, there is an ac power oscillator. The clock contains two feedback paths, one distribution control for eight tape drives. Thirty-five of which is gated during each cycle, according to the micables must enter the bottom of the frame: eight for the croinstruction decoded within that cycle. The clock also channel interface, eight for the tape drive interface, eight contains provisions for an immediate suppression of cyfor tape drive power, eight for switching interconnections, cles during resets and program traps. two for power control and one 60-ampere main power two parity bits, operates at rates of 150 nsec for the fast The size of the logic gate presented a major problem. instruction to 200 nsec for the slower instruction. The
The standard gate, although narrower than the 30-in. concept is to use an instruction counter and instructions over-all width of the control unit, is wider than the frame. very similar to the instructions used by a processor, Le., This gate is mounted so that it can project past the frame
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on each side into the hollow portion of the machine cover,
The microinstruction, consisting of 16 data bits plus cable.
COMPARE, etC. as shown in Fig. 3 . This approach utilizes space wasted The control concept used in the 3803 is to make each in earlier units. microprogram step very simple and rapid so that only
The size of the power supply presented a second major one function is performed per step. The instruction countproblem. The past approach was to build the supply as er is preferred to the concept of carrying the next instrucone "box" of generally rectangular dimensions and to size tion in the current instruction.
the over-all frame accordingly. In the 3803 the power Microprogram instructions required for certain opsystem is broken into several irregular shapes and taitional features to the 3803 are grouped in separate por-lored to the available space around the cable entry. A tions of ROS. When the feature is installed these addi-notable feature of the power system package is the mounttional portions of ROS are added to the machine along ing of large capacitors in blocks of foam plastic to simplify with other hardware required by the feature. A unique construction and reduce the cost of the unit. microprogram branching instruction permits references to the feature code to be embedded in the basic micro- used in previous subsystems. The 3803/3420 data interface is digital, whereas the 2803/2420 used an analog interface. The significant difference is in the fact that the higher voltage of the digital interface gives better noise rejection characteristics.
The radial connection used on the new subsystem, indicated in Fig. 1 , permits a tape drive to be taken offline without disturbing the operation of the other tape units on the subsystem. These tape units are not disturbed nor need they cease operation while a malfunctioning drive is removed or a repaired drive is reconnected.
Subsystem features
The operational features described here have been modified to provide functions similar to those of the predecessor, the IBM 2803/2420/28 16, in a far more compact physical configuration and with substantially improved price performance. The modifications indicated in the following paragraphs involved a redesign of the dualdensity recording method, the channel and tape unit switching arrangements, and a broad extension of the diagnostic routines.
Dual-density feature
The dual-density feature allows the system to read and write both phase encoding and nine-track NRZI recording. One purpose of this feature is to permit the use of existing nine-track NRZI tape libraries. It also allows the user to interface with systems that do not have phase encoding.
The main difference between the present and previous configurations of the dual-density feature is a drastic sim-
Sequcncc chart o f NRZ clocking plification of the data channel. The IBM 2415 and 2803 used a dual path consisting of separate data channels for phase encoding and NRZI. In the current design of the 3803, the NRZI data are converted to resemble phase encoded data so that the path for phase encoding can be used for both forms of recording. The conversion (Fig.  4) was accomplished by developing a clock from the NRZI data that is used to drive all the phase-encoded track clocks in synchronization. The elimination of the parallel data path that was used in the 2803 not only deleted several data registers but, more importantly, reduced the need for interconnection between printed circuit cards.
Seven-track and nine-track operation
The IBM 3420/3803 subsystem has a seven-track capability in addition to the basic nine-track phase encoding mode. The addition of the seven-track mode permits tape communication with older systems, such as the IBM 7000 or 1400 series. The 3803 operates in both the seven-and nine-track modes. The 3420 Magnetic Tape Unit is equipped for either seven-or nine-track operation, according to the recording format specified.
Channel-switch and tape-unit-switch operations
The IBM 2803 Model I made two-channel switching available only to the NRZI user. The 3803 now makes it available also to phase-encoded users, improving the flexibility of the computer by giving alternate retry in case of READ error and a way of transferring information from one system to another. Attachment can be made either to two channels on one processor or to single channels on two different processors. Figure 5 Typical two-channel switch system including 16 tape drives attached.
The new configuration also features a device interface that is switchable. In the basic configuration, one 3803 controls up to eight tape units. Either two, three or four of the basic 3803's can be interconnected for control of 16 tape units in the 2 X 16, 3 X 16, or 4 X 16 configurations. In addition, any or all of the control units can be connected to multiple channels utilizing the two-channel switch. A 4 X 16 scheme is shown in Fig. 5 .
On-line diagnostics
The 3803 has greatly expanded the on-line diagnostic testing capability over that of the 2803 and other previous tape control units. The general function is shown in Fig. 6 .
The improvements are the result of implementing diagnostic programs and checks into the microprogram. Including these abilities in the microprogram relieves the CPU from the burdens of timings and gives diagnostic capabilities that are transparent to the CPU.
Some examples of these routines are given below: a) Internal timing loops. One important characteristic of previous diagnostic packages was to measure the interblock gap. This was accomplished by counting the number of CPU instructions between blocks to give an estimate of distance. The 3803 has a routine in the microprogram that counts the tachometer pulse and gives an 396 accurate measurement of distance. b) Additional sense bytes. Older tape control units have only six sense bytes to convey subsystem status back to the CPU. The 3803 has expanded this function to 24 sense bytes with greatly expanded capabilities. An example of this is the ability to sense a tape unit which has gone "not ready" and indicates the cause. c) Microprogram checking. During normal operation the microprogram monitors tape unit characteristics such as start time and steady state velocity. During diagnostic operation additional checks are performed and expanded to give a profile of startistop times and the thread and load sequence. A quality check can also be performed on the tachometer pulses. d) Loop WRITE to READ. A serviceability restriction on previous subsystems was the inability to separate malfunctions in the tape unit mechanics from malfunctions in the READ~WRITE paths. In order to overcome this the 3803 has built into it a loop WRITE-to-READ feature which checks the READ~WRITE data paths, including the switch out to the tape unit and back. This operation can be performed on-line with a diagnostic program.
A sense-byte analysis program is available which reduces all the accumulated sense data to meaningful information so that the field engineer can in many cases go directly to the failing card.
The IBM 3420 Magnetic Tape Unit
Although the outward appearance of the IBM 3420 is very similar to that of its predecessor, the 2420, there are several new design concepts, which will be described here. Several constructional features have been carried over from the 2420: the low-inertia motor for capstan drive, automatic cartridge loading, and soft tape handling, in which only the READ-WRITE head touches the oxide side of the tape. The new design modifications include a far more sensitive and more reliable method of phaseerror detection and correction; the use of microprogramming for ROS control; a more complete READ check; a new monolithic READ~WRITE detection channel; substantially better control of reel speed and improved rewind performance through the use of additional tachometers and fiber-optics for tape speed sensing; and an automatic latch for seating and locking the tape reel. Operating characteristics for three models are indicated in Table 1 . Some design innovations are described in the following paragraphs.
Phase-error detection and correction
In previous tape subsystems the error detection for phase-encoded recording has been primarily based on comparison of the signal amplitude being read from the tape to a predetermined reference level. Any signal falling below this level has been the identifier of an error. In 4.0 2.9 2.0 the present system no such level is required, since its detection of an error is based on the phase properties. This method permits the reading of signals that have degraded to an extremely low amplitude level. Figure 7 (a) represents the permissible phase distortion within the specified phase gate. Figure 7(b) shows the phase gate circuitry used in a single chip module. Regardless of the amplitude of the signal, and as long as the phase shift has not exceeded the gate boundaries, an error will not be flagged and the data will be read accurately.
The boundaries of the phase gate for reading are gener- promise among the characteristics of the tape recording surface, head and read circuitry. The same circuitry is utilized during the WRITE operation. However, the phase gate bounds for writing are reduced to 70% and 125%, thus ensuring that the data have been written with less phase shift than will be allowed on readback.
An additional constraint is placed on the writing process in the form of an amplitude sensing threshold so that the recorded signal meets industry standards.
Phase-error detection is performed on a per-track basis and points to the track in error for error correction. The over-all performance of error recovery is enhanced considerably because the phase-error method permits read- corded data. In the present design the error checking is The high-resolution reel speed information is used in expanded to include data detectability (phase errors and two ways: During normal--speed operation the tachomvertical redundancy) and proper formatting of the synchronizing burst of markers as well as the conventional amplitude check. The formatting check is executed by a combination of microprogramming and clocking circuits.
The monitoring of the WRITE data format by the microprogram is illustrated in Fig. 8 . The control and counting functions for writing the phase encoding format bursts are provided by the microprogram and are executed by the write hardware. During the data writing portion of the block, the write hardware operates independently, which frees the microprogram to monitor tape drive velocity. The microprogram also makes a series of timing checks that measure the relation between the beginning and end of the WRITE operation on tape to the beginning and end of the data as seen at the read head. Any significant deviation is then signaled as an error. In addition the microprogram makes an actual count of the number of bytes in the trailing burst to ensure that the data can be read reliably.
These microprogramming steps not only provide a fuller and more dependable READ check but also prevent catastrophic runaways that are due to malfunctions in the write hardware.
Use of incremental encoders in reel control
In order to obtain more accurate information on reel speed than was available in the IBM 2420, a tachometer was added on the reel side of each vacuum column. In order to minimize inertia and to retain high reliability, an optical incremental encoder was adopted to sense tape speed at the reel. It was necessary to sense actual tape speed rather than reel motor speed because of the large 398 changes in reel radius during operation.
eter is used to prevent overspeed of the reel motor and limit worst-case excursions of the tape loop in the column. In rewind, the tachometers are used to help control capstan speed, allowing the capstan to accelerate to the speed the reels are capable of following. The radius and line density of the tachometer idler were chosen to give a frequency equal to 1/16 of that of the capstan tachometer when the tape speed at the reel is equal to capstan speed. This technique allowed use of a pulse-rate subtractor to determine the loop speed and direction.
Normal speed operation. Figure 9 (a) shows the velocity of the tape at the capstan and reel during a worst-case reversal of the capstan. "Worst case" is defined as that sequence of capstan operations that produces maximum excursion of the tape within the column. After the capstan has been moving tape at f200 in. for about 100 msec, the reel has overshot capstan speed, thus starting the tape loop back toward the center of the column. The tachometer is designed to sense the reel overspeed before the reel reaches l 14% of capstan speed. Worst-case excursion occurs if the capstan is stopped at the moment reel overspeed is sensed. A low-torque drive of the reel motor accelerates the tape to a maximum of 133 % of normal capstan speed and just as the tape loop enters the center brake zone of the column, the capstan is reversed and is driven to -200 in./sec. The tape loop moves toward the other end of the column, but keeps a generous distance from the end in the worst case because of the reduction in reel overspeed made possible by the reel tachometers.
Digital simulation studies at this laboratory have shown that the use of the tachometers provided an addi- tional six-inch reduction in maximum loop excursion. This was later verified in machine tests.
Rewinding. The rewind performance was also improved by use of the reel tachometers. Previously the entire rewind was done at some controlled speed lower than the minimum speed at which the empty reel can be driven, as shown in Fig. 9(b) . In the 3420, on the other hand, rewind speed is not fixed. Instead, the capstan is driven to whatever speed the weaker reel motor is capable of reaching. The reel tachometers are used in conjunction with loop position sensing switches to determine which of the reel motors is the weaker and to keep the speed of the two reel motors and the capstan motor together. A maximum speed is reached [as shown in Fig. 9(b) ] when the radius of tape on each reel is about equal. Another improvement offered by the tachometers is the gentler deceleration of the reels when the end of rewind is approaching.
Fiber optics. The single light source for photosensing in the 3420 is placed in a location remote from the tape path and other temperature-sensitive areas. The light is piped by means of fiber optic bundles to the areas where reflective markers on the tape are detected by photodiodes to determine tape position. Fiber optics are used in the three tachometer feedback networks and in the take-up reel rotational counter circuits. R E A D~W R I T E detection channel con$guration The 380313420 READ channel has been designed and implemented using the monolithic technology. Four monolithic modules were designed for the tape subsystem. These are indicated in the block diagram of data The READ chain module indicated in Fig. 1 1 is a design in which the function is to amplify, differentiate and limit magnetic tape signals at frequencies of 10 to 600 kHz. It is a direct-coupled, differential amplifier with ac coupling in the differentiating stages having a provision for stage balancing through a differential dc voltage feedback circuit. Frequency response and amplifier gain is controlled externally for flexibility in machine applica-
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